The advent and widespread use of portable devices and their large market share have turned the spotlight on low-power design of such battery-operated systems. Arithmetic unit is the heart of a media processor embedded in portable electronic devices. Therefore, a low-power implementation of full adder cell, which is the basic building block of arithmetic structures, may significantly reduce the whole power of the mentioned systems. One of the well-known methods for reducing power dissipation in systems with high switching activity is the adiabatic logic. Due to the problems of the MOS scaling, carbon nanotube field effect transistor (CNFET) has been introduced as the most promising replacement for today's FET devices. In this paper, various hybrid topologies of full adder cell are reviewed and implement based on the adiabatic logic with reduced transistor count. The simulations are conducted under various conditions such as different operating frequencies, load capacitors and supply voltages that may occur in realistic conditions. Moreover, ripple carry adder is realized in both adiabatic and non-adiabatic families in order to carry out more comprehensive analyses. Finally, regarding the fact that integrated circuits in Nano regime are much more sensitive to process variations, the robustness of such circuits against these variations is surveyed and analyzed.
Introduction
Over the past decades, numerous digital circuits such as media signal processors have been incorporated into portable devices including smart phones, tablets and sensors. Such devices are battery-operated structures which have motivated designers to discover new methods for low-power electronic circuits [1] . The Full adder cell is the core of many arithmetic operations such as addition, multiplication, division and address generation and is largely employed in a variety of modern digital systems especially media signal processors. The power efficiency caused by the full adder cell affects the overall efficiency of portable devices. As a result, utilizing low-power arithmetic structures is essential and is becoming increasingly important for portable devices. Therefore, the low-power design of the full adder cell as the basic building block of arithmetic structures should be taken into consideration to make such devices commercially viable [2] [3] [4] [5] [6] .
Several approaches focusing on reduction of supply voltage, capacitance, and switching activity have been employed to reduce the energy dissipation. Dynamic power is a key factor in energy dissipation in systems with significant switching activity such as arithmetic blocks. Considering other dynamic power reduction methods, energy recovery brings more energy efficiency by steering currents across the circuit with slight voltage drop and recycling the energy stored in the load capacitors [7] [8] . The circuit families that operate based on the energy recovery approach are called adiabatic circuits. Multiphase clock signals control the cascaded gates in such circuit families by supplying and subsequently recovering energy to and from them. The fully adiabatic and quasi-adiabatic are two different forms of the adiabatic circuits. The fully adiabatic circuits are more complex and less popular than the quasi-adiabatic circuits. The leakage current through deficient switches is the only factor of power loss in fully adiabatic circuits while quasi-adiabatic circuits also have some non-adiabatic energy losses in some parts of operation [9] [10] [11] [12] .
With the aggressive scaling of the technology, switching power dissipation is not only the primary concern in low-power design anymore and with the significant rise of leakage currents, leakage power come into play as a vital part of total power consumption. Implementing an efficient adiabatic logic seems arduous due to the significant leakage current. Therefore, considering novel devices to diminish the leakage power is indispensable. Since the appearance of integrated circuits (ICs), semiconductor industry has been growing according to Moore's law. Downscaling metal oxide semiconductor field effect transistor (MOSFET) has resulted in some major issues and challenges such as short channel effects, high leakage current and process variations. Due to such constraints, developing nanoelectronic devices as the successors to the silicon MOSFET technology is inevitable and accordingly researches on nanoelectronics has markedly increased more than ever over the last decade. Emerging research devices and emerging research materials as two working groups of international technology roadmap for semiconductors (ITRS), after a comprehensive study of possible emerging devices, recommended the carbon nanotube field effect transistor (CNFET) as a promising technology to replace the silicon MOSFET. The reason is the similarities between CNFET and MOSFET in terms of device structure that can reuse the CMOS design styles and fabrication infrastructures. Furthermore, CNFET has higher current density and carrier mobility, larger I on /I off ratio, lower parasitic capacitance, lower operating voltages and lower switching energy per transition as compared to the silicon MOSFET [13] [14] [15] [16] .
This paper conducts comprehensive a study and analysis on the most interesting full adder topologies and compares them in terms of power dissipation and process variations. Performance metrics of the reviewed full adder cells are evaluated by means of HSPICE simulations based on the Stanford comprehensive 32-nm CNFET SPICE model, including non-idealities and parasitic elements [17] . The reminder of the paper is organized as follows: Section 2 briefly provides a background of CNFETs. In Section 3, the most common full adder cell structures are reviewed. Section 4 reviews the fundamentals of adiabatic logic. Further, after choosing a proper adiabatic family, all the full adder topologies are restructured to adiabatic. In addition, different building blocks which must be utilized in these full adder topologies are reviewed. In Section 5 all of the adiabatic full adder topologies are analyzed for the selected adiabatic family under different conditions. Moreover, the adiabatic and non-adiabatic structures of the ripple carry adder structure are evaluated and compared with each other. This section also assesses the performance and robustness of the circuits in different situations. Finally, Section 6 provides the main conclusions drawn from this work.
A Brief overview of CNFETs
CNFET is one of the most promising emerging nano devices. It avoids most of the major limitations of the traditional silicon MOS-FET imposed at the nanoscale, because of its unique electron transport properties, band structure of nanotubes and their quasi onedimensional structure. Single-walled carbon nanotubes (SWCNTs) and multi-walled carbon nanotubes (MWCNTs) are two main CNT structural classifications. SWCNT as the channel material of CNFETs may be considered as a graphene sheet rolled up into a tube nanostructure. Chirality vector determines the angle of the carbon atom arrangement along the nanotube which is represented by the integer pair (n 1 , n 2 ). Depending on the chirality vector, an SWCNT can act as either a conductor or a semiconductor. The nanotube is a conductor if n 1 -n 2 = 3k where k is an integer, otherwise it is a semiconductor. The current-voltage (I-V) characteristics of a CNFET are similar to those of a well-tempered MOSFET. In addition, by changing the diameter of CNTs in a CNFET, its threshold voltage V th , can be determined. This characteristic makes the CNFET device flexible for designing efficient digital circuits. The threshold voltage of a CNFET is considered to be the half the band gap of its CNTs which is an inverse function of their diameter and is approximated by (1) .
where, a 0 % 0.142 nm is the carbon to carbon bond length in a CNT, Ep = 3.033 eV is the carbon p-p bond energy in the tight bonding model, e is the unit electron charge and D CNT is the CNT diameter which can be calculated according to (2) .
Therefore, the threshold voltage of a CNFET dominantly depends on the chirality vector of its CNTs. For instance, the threshold voltage of a CNFET with ðn 1 ; n 2 Þ ¼ ð19; 0Þ CNTs is approximately 0.3 V. Fig. 1 illustrates the top and 3D views of a typical MOSFET-like CNFET. A CNFET device has four terminals much the same as MOSFET. As shown in Fig. 1 , the undoped nanotube channels are located under the gate. Furthermore, in order to reach the lower resistance in the ON state, heavily doped CNT segments are fixed between the gate and the source/drain. As the gate potential increases, the device is electrostatically turned on or off via the gate [18] [19] [20] .
Well-known full adder topologies
A 1-bit full adder gets A, B and C in as inputs and generates Sum and Carry (C out ) outputs according to the following equations:
Based upon the above logic expressions, several structures can be presented. Furthermore, existing of different modules provide a set of 1-bit full adder implementations for a flexible design. Various topologies for full adder are categorized as follows [21] [22] [23] [24] [25] 
The first module functions using only XOR gate rather than XOR-XNOR. Two sequential XOR gates produce the Sum output and a 2-to-1 multiplexer with its select line received from the first module, generates the C out output. The first circuit topology XORs the C in as the C out of the previous stage and X as one of the outputs of the XOR-XNOR circuit. It is worth mentioning that X and X are fed to the multiplexer select lines.
Topology II
In the second topology, depicted in Fig. 2(b) , the Sum and Carry outputs are expressed as
This topology contains an XOR-XNOR module that generates X and X signals. In addition, it includes two 2-to-1 multiplexers with X and C in as their select lines, respectively. The inputs of the first mux, which generates the Sum output, X, and X signals and the inputs of the second one, producing C out , are A and C in .
Topology III
Considering the truth table of a 1-bit full-adder, it can be conceived that the Sum output follows the result of ''A XOR B" when C in = 0, and ''A XNOR B" when C in = 1. Accordingly, a multiplexer with C in as its select line may be utilized to achieve the proper outputs. Similarly, the C out output depends upon the value of C in . If C in = 0, then the C out signal equals ''A AND B" and for C in = 1, the C out is ''A OR B". Therefore, implementing the Full Adder requires some alternative blocks such as multiplexers and several logic blocks to generate ''A XOR B", ''A XNOR B", ''A AND B" and ''A OR B". This topology is illustrated in Fig. 2(c) .
3.4. Topology IV Topology IV reformulates the conventional full adder and follows the equation
This topology consists of four modules including XOR-XNOR, Mux, Minority and an inverter. The XOR-XNOR module generates signals X and x. The minority module generates C out signal, which is also used for generating the Sum signal. The output Sum is produced by the multiplexer which is controlled by XOR/XNOR signal and the C out signal is generated by an inverter that negates the minority signal. The general form of this topology is shown in Fig. 2(d) . 
Topology V
The Sum and C out signals of this topology are generated separately in a parallel manner. Eqs. (12) and (13) are the logical representations of this topology. As can be seen in Fig. 2(e) , a three-input XOR module is utilized in order to generate Sum.
Adiabatic logic
In the non-adiabatic circuits, the energy dissipation, caused by switching, is equal to C:V 2 DD . Half of this energy is stored in the node capacitor, while the other half is dissipated in the pull-up block and is converted to heat. During the discharge cycle, the stored energy in the node capacitor is dissipated to ground through the pull-down block. As a result, energy recovery does not occur in such circuits. Unlike the non-adiabatic logic, the adiabatic logic employs a clocked AC power to charge the node capacitor and recovers energy from the charged capacitor in a slow manner to circumvent the dynamic power dissipation theoretically [26] .
The 2N-2P logic is the simplest family of the adiabatic logic which will be further explained. To better illustrate the fourphase operation of an adiabatic circuit, a 2N-2P adiabatic buffer and its operational signals are depicted in Fig. 3 as a simple example. Fig. 3(a) depicts an adiabatic buffer, consisting of four transistors including two cross-coupled pFETs and two nFETs. Fig. 3(b) shows the operation of the gate of Fig. 3(a) according to the clock and input signals. This figure indicates that the inputs in and in are initialized to 1 and 0, respectively. In this state, n1 is on and connects the output out to the ground while n2 is off. The p2 transistor will be turned on once the clk signal reaches the threshold voltage of pFET while increasing from zero to V DD . Thus, the out signal continuously tracks the clk signal. According to the cross-coupled structure of the pFETs, the gate voltage of p1 transistor is equal to the clk signal and therefore, V GS of this transistor equals to 0 and turns off. When the clk signal reaches its maximum, that is V DD , the input signal in begins to ramp down, and at the same time, the gate located in the previous stage restores energy. The pFETs (P1 and P2) hold the output values when both nFETs are off. Subsequently, the clk signal falls and the out signal follows it until the clk signal reaches the threshold voltage of the pFETs.
The clocked power consists of four phases with a quarter of period shift between each two consecutive phases. In the first quarter of the period, the clocked power remains low, keeping the outputs low while the inputs are being evaluated. This phase which is referred to as wait is necessary for the succeeding gate which is shifted by a quarter of period to accomplish its recovery phase. In the evaluate phase the outputs are determined according to the constant inputs, while the power supply gradually increases from low to high. In the hold phase, in order to provide stable input signals for the succeeding stages, the power supply stays high while the input signals descend to low. During the recovery phase the input signals remain low to disconnect the path between output and ground and the power supply falls from high to low. Therefore, the charge stored in the node capacitor returns to the clocked power via the cross-coupled pFETs and the energy is recovered. Fig. 4(a) depicts the four cascaded buffer/inverter utilizing four clock signals for a proper operation. Fig. 4(b) shows the fourphase clocked power [27] [28] [29] .
As mentioned earlier, fully-adiabatic and quasi-adiabatic are two types of adiabatic circuits. This paper only considers the quasi-adiabatic circuits because of their lower complexity and more feasibility and popularity than the fully-adiabatic ones. Several quasi-adiabatic logic families have been introduced so far in the literature among which the 2N-2P, 2N-2N2P, PFAL and IPGL logics are more renowned [9, 10, 30] . The 2N-2P family utilizes differential logic and consequently the logic function and its complement are computed simultaneously by employing both polarities of the gate inputs. In applications such as radio frequency identification (RFID) the primary concern is not the operating frequency but the power consumption. Therefore, in addition to power dissipation, the occupied area matters more than other performance metrics such as delay. Thus, the 2N2P family is considered in all simulations.
Adiabatic gates are pipelined when cascaded. As a matter of fact, pipelining is in-built for the adiabatic logic. The evaluation phase of each succeeding gate starts after the stability of its inputs. This is because of the fact that the input signals are valid as a gate begins to be evaluated by means of the clocked power enforcement. While designing adiabatic circuits, synchronization among the signals crossing between different stages of the pipeline should be considered in order to achieve the required operational accuracy. A Full adder cell can be constructed of various gates some of which are cascaded. The circuits which are used in the adiabatic circuits studied in this paper are demonstrated in Fig. 5 . It is worth mentioning that the Buf/Inv modules should be used in order to provide the required synchronization in cascaded adiabatic circuits [28] .
The Buf/Inv circuit is actually the most popular module in adiabatic structures and is mostly used to synchronize clock phases among circuit stages. The two-input AND/NAND and OR/NOR modules are utilized in the third adiabatic Full Adder to generate the C out signal. The 2-to-1 MUX/MUX-Not module is another key component in the fourth of the fifth studied topologies. The circuits of the aforementioned modules are illustrated in Fig. 6 in 2N2P logic family. The 2N2P adiabatic gates consist of two dual n-type sub-networks, each of which is placed between the outputs of the adiabatic circuit and the ground. For instance, the AND/NAND gate shown in Fig. 6(b) comprises two series nFETs with inputs A and B, while the other sub-networks are constructed of two parallel nFETs with inputs A and B. The other circuits depicted in Fig. 6 follow the same structure.
In the adiabatic logic, complex gates may be implemented in two different ways with and without reusing [28] . The latter method imposes some transistor overhead. For a more costefficient adiabatic-based circuit design some transistors are shared between different paths inasmuch as less the number of transistors leads to smaller area [31] . This method is employed to implement the two-input and three-input XOR-XNOR gates and the threeinput MIN/MAJ module in the studied Full Adders. The left side of Fig. 7 depicts the adiabatic gates without reusing and the right side demonstrates the gates with reusing [32] . For instance, in Fig. 7(a) the left n-type sub-network in pull-down connects the 2-input XNOR output to the ground via different branches. The right n-type sub-network also connects the XOR2 output to the ground. For each combination of inputs, if the XOR2 output is connected to ground, the XNOR2 output is disconnected from the ground and vice versa. Due to the fact that the outputs of an adiabatic structure cannot be simultaneously connected to or disconnected from the ground, any n-network that satisfying this property is suitable to be utilized in the pull-down network of the 2N2P structures. In Fig. 7(b) , the n-type network is the result of merging the two n-type sub-networks of Fig. 7(a) . The outputs have some common branches to the ground node. However, the specific construction of n-type network prevents connecting or disconnecting the outputs to the ground at the same time for any combination of inputs. Reusing method cannot be utilized for some kinds of circuits such as AND/NAND and OR/NOR. As can be seen, if the reusing method is applied to the circuit structures, the number of transistors decreases. In this paper, the reusing method is used to implement the studied full adder structures, if possible.
Simulation results and analysis
In this section, the adiabatic Full Adder cells previously introduced are simulated and compared with the CMOS mirror full adder [33] . In the rest of this paper, C-CNT refers to the mirror full adder which is implemented by the CNFET devices. The simulations were conducted using Synopsys HSPICE simulator based on the Stanford SPICE Model [17] for CNFET at 32-nm feature size including non-idealities and parasitics. The Schottky Barrier Effect, drain/source, gate resistance and capacitance and charge screening effects are considered in this standard model. Table 1 provides a brief description of the CNFET parameters in addition to specifying their corresponding values.
The normal condition of all simulations is the room temperature, 2 fF load capacitor and 1 V supply voltage at 500 MHz operating frequency, except for the certain values which should be swept. Various load capacitors, supply voltages and frequencies are also used in these simulations. In fact, three simulations are conducted. In the first experiment, the circuits are simulated with load capacitors of 0-5 fF. Increasing the output capacitor of the full adder circuit results in an increase in the power consumption of all circuits (see Fig. 8 ).
The second simulation is carried out to evaluate the power dissipation of the studied circuits for different supply voltages sweeping around the normal value from 0.8 V to 1.2 V. The simulation results reveal that the power consumption increases by increasing the voltage supply, especially for the non-adiabatic circuit (see Fig. 9 ).
The operating frequency is the most determining factor in evaluating the power consumption of the adiabatic logic circuits versus non-adiabatic circuits. The last experiment is based upon simulations conducted for a variety of operating frequencies, ranging from 100 MHz to 1 GHz. The results indicate that increasing the operating frequency increases the power consumption in all the designs, especially for the non-adiabatic structure (see Fig. 10 ).
In total, simulations over various conditions indicate that the topology V is more efficient in terms of power consumption as compared to the other adiabatic topologies due to less transistor count and consequently fewer intermediate nodes capacitance. On the other hand, topology III has more power dissipation in comparison with the other adiabatic full adders due to more transistor count. (see Figs. 8-10 ).
The Power Saving Factor (PSF) is a measure that indicates how much power is dissipated in the non-adiabatic circuits as compared to their corresponding adiabatic implementations. In other words, it defines the ratio of the power dissipation of the non-adiabatic circuits to the adiabatic ones. As can be seen in Fig. 11 , according to the adiabatic properties, the adiabatic Full Adders significantly save power in low frequencies in comparison with C-CNT implementations. It is worth mentioning that raising the operating frequency leads to a reduction in the amount of power saving. In the 1 GHz frequency, which is suitable for most of today's applications, the adiabatic logic Full Adders show higher performance than the C-CNT which promises a bright future for the adiabatic media processors. Moreover, PSF grows when the power supply voltage increases. Yet, the emerging technologies are forced to use low levels of voltage. Furthermore, as the power consumption of the adiabatic logic is directly proportional to its load capacitor, PSF diminishes with an increase in the load capacitor. The ripple carry adder (RCA) has a simple n-bit adder topology which utilizes the Full Adder cells in its structure. In the non-adiabatic logic, the delay of an RCA is linearly proportional to the bit length, n, therefore, the RCA performance is limited when it comes to operating on large numbers. In the adiabatic logic which has a pipeline quiddity, the adder bit length determines the latency of the adder. In fact, the depth of the pipelined structure is linearly proportional to the bit length. After n cycles, the pipelined structure produces the addition of input operands in each cycle. Consequently, increasing the number of operations which are based on addition may improve the performance. Fig. 12 illustrates the scheme of a 4-bit RCA in adiabatic logic. Multiple Buf/Inv modules are added to the adiabatic RCA structure in order to synchronize the inputs of each Full Adder with the carry out of its preceding stage, in addition to harmonizing the outputs of RCA. To compare the power dissipation between the adiabatic and non-adiabatic RCAs, the most efficient adiabatic Full Adder is employed in the simulations. Topology V has shown the best performance in terms of power dissipation. Moreover, this topology generates the Sum and C out signals in one cycle, making it eminently suitable for the adiabatic RCA structure; inasmuch as fewer buffers are required in comparison with the other topologies that need two cycles to generate Sum and C out . Fig. 13 depicts the power dissipation of a four-bit RCA in both adiabatic and non-adiabatic implementations, under the default condition and for various operating frequencies.
Another performance parameter surveyed in this paper, is the robustness of the circuits to process variations. By downscaling the feature size of the devices into the nanometer scale, the process variation becomes a serious concern, affecting the circuit operation and performance parameters. Deviations and mismatches in the diameter of nanotubes significantly impacts the energy barrier of CNTs and the functionality and performance of CNFET-based circuits. Furthermore, the main source of variations in CNFET circuits is the CNT density variations caused by variations in the number of surviving CNTs after metallic CNT removal techniques [18] . As a result, the Monte Carlo simulations are conducted to assess these process variations with Gaussian distributions and ±5% to ±15% variations at the ±3r level [34] . The maximum variations of power consumption for the adiabatic and C-CNT Full Adders are provided in Fig. 14 . As can be seen in this figure, Topology II shows the highest robustness against process variations. Furthermore, the adiabatic Full Adders outperform the C-CNT adder in terms of robustness to process variations.
With take a glimpse into different topologies, it can be realized that the topologies II and III have one additional 2-input XOR and 3-input majority gates respectively, in comparison with the first and forth topologies. Meanwhile, the second and third topologies utilize 2-input multiplexer instead of the abovementioned gates. With a careful observation of the 2-input XOR and 3-input majority gates, it can be find out that some common internal nodes exist in these circuits (the nodes which are common between three or more n-types transistors). However, these type of nodes do not exist in 2-input multiplexer. As a result, a high percent of process variation (15%) has a more significant effect upon values of common internal node capacitances. In addition, due to utilizing the reuse method in the 2-input XOR and 3-input majority gates, the mention transistors are common in more paths. As a result, a higher degree of process variation leads to more significant current changes in those paths and consequently more variations on the power dissipation. Although the fifth topology consists of the 3-input XOR and majority gates which contain some common internal nodes, a high degree of process variation has no considerable influence on the circuit power dissipation as compare to the other four topologies, due to the absence of Inv/Buf as well as less transistor count in this topology.
Conclusions
This paper has conducted an in-depth analysis on the adiabatic and non-adiabatic circuits by comparing the implementation of a Full Adder cell, as an effective instance, in both logics. In addition, a comparison has been made among five different Full Adder topologies in the adiabatic logic. These topologies, have been explained in detail in Section 3. Moreover, two methods of realizing modules in adiabatic logic, i.e. with and without reusing, have been reviewed and the method employed to implement each module in this study has been mentioned. A four-bit ripple carry adder (RCA) has also been implemented and compared in both adiabatic (with the single-clock Topology V) and non-adiabatic logics. The main performance metrics discussed in this article were power consumption and robustness to process variations. Several Mont Carlo simulations were conducted and the results reveal that Topology V has the best performance in terms of power dissipation, while Topology II outperformed the other Full Adder topologies regarding robustness in the presence of process variations. Furthermore, the results testify that the adiabatic logic outstrips the non-adiabatic circuits. 
